

كليت التكنولوجيا



سعر التصوير..٥٠٠ سعر التغليف : ٥٠٠ فلس سعر التصوير والتغليف : دينار

راست الزعبي . . الكتوميات ووائ دقم (2, (1, 2, 1, 2, 1)) + (1) - (1, 2, 1)ENT-120+142 Introduction to Digital Systems Lab Manual كلية الدراسات التكؤلوجيية م ه اج والقروق ويفقير Prepared By Eng. Nasser Al-Rasheed Eng. Ahmad H. Al-Mazyad The Public Authority for Applied Education and Training College Of Technological Studies Electronics Department

1 0000 01 000000	le of (Content
------------------	---------	---------

TABLE OF CONTENTS

EXPEREMENT 1: The Basic Logic Gates	. 1
EXPEREMENT 2: NAND and NOR Gates	.4
EXPEREMENT 3: Universal NAND Gate	.7
EXPEREMENT 4: Boolean Theorems	. 9
EXPEREMENT 5: Combinational Logic Circuits	13
EXPEREMENT 6: Sum of Product Form	15
EXPEREMENT 7: The Karnaugh Map	17
EXPEREMENT 8: Latches and Flip-Flops	19
EXPEREMENT 9: J-K Flip-Flop	22
EXPEREMENT 10: Application Digital Circuits	24

Exp1 The Basic Logic Gates

Exp. (1) The Basic Logic Gates

<u>Objective:</u>

To become familiar with the logical gates AND, OR and NOT and their truth tables.

Introduction:

The Boolean 0 and 1 do not represent actual numbers but instead represent the state of a voltage variable, or what is called its logic level. Digital circuits are built based on the logic level of the voltage, either binary 1 (2-5 v) or binary 0 (0-0.8 v). The basic operations are called logic operations. Digital circuits, called logic gates, can be constructed using diodes, transistors, and resistors. When connected properly the output of the circuit is the result of a basic logic operation (OR, AND, NOT) performed on the inputs. A gate is simply an electronic circuit which operates on one or more input signals to produce an output signal. It is a decision- making logic element.

Part A: The Inverter Gate:

The inverter gate has one input line and one output line. If the input is high, the inverter output will be low, and vice-versa, as in fig (1). The Boolean expression for the inverter (Not operation) $x = \overline{A}$, this expression reads "x equals NOT A" or "x equals the inverse of A" or "x equals the complement of A". That is the value of x:

$$\overline{1} = 0$$
 because NOT 1 is 0:
and $\overline{0} = 1$ because NOT 0 is 1

A	$x = \overline{A}$
	Figure 1



1- Connect switch S1 as in fig (2).

2- Set switch S1 up. Lamp 1 (input) is ON. Observe lamp 2 (output).

Exp1 The Basic Logic Gates

- 3- Set switch S1 down. Lamp 1 is OFF. Observe lamp 2.
- 4- Record the results in table (1).
- 5- Connect two inverters in series fig. (3). Check the output of the combination. Fill up the truth table.

The output is represented by $x = \overline{A}$.



Figure 3

Part B: The AND Gate:

An AND gate provides an output of "logical 1" only if all the inputs are HIGH. Two logic variables A and B are combined using the AND operation, x = A. B which is read "x equals A AND B". The symbol "." stands for the Boolean AND operation. The result can be expressed as:





<u> </u>	Table 3	
A	B	AB
0	0	
0	1	
1	0	
1	1	1

Procedure:

1- Hook up the switches to the AND gate as in fig (4).

2- Set switches S1 and S2 down, and observe the condition of the output lamp.

3- Try all possible combinations of the switches and record the results in table (3).

Observe that the only condition which can turn the output light on is when A and B are both HIGH.

Part C: The OR Gate:

One of the simplest and most frequently used gate is called the OR gate. The block diagram symbol for the OR gate is as shown in fig. (5). The OR gate operates in such a way that its output is high (logic 1) if either input A or B or both are at logic 1 level. The OR gate output will be low (logic 0) only if all its inputs are at logic 0. The Boolean expression x = A + B reads as "x equals A OR B".

The OR gate can be represented by the logic symbol shown in fig. (5).



Figure 5

Procedure:

1- Hook up the switches to the OR gate as shown in fig. (5).

2- Set switches S1 and S2 as shown in table (4) and record their output.

Assignment:

- Write a 3-input truth table for the AND and the OR gates.
- Is it possible to write a 3-input truth table for the inverter gate?

3

• What is the result of connecting two inverters in series?

Exp2 NAND & NOR Gutes

Exp. (2) NAND & NOR Gates

Objective:

To become familiar with the logical gates NAND and NOR and their truth tables also to show the associative law and its application on the basic gates.

Introduction:

In this experiment we will continue to investigate the basic gates. More gates can be built using these gates. The NAND & NOR gates can be built using the previous, introduced gates. NAND gate fig. (1.a) has a wide application in the computer circuits area, as the name implies the N stands for "NOT" while the AND is the normal AND gate. The Boolean expression: x = A.B is read "NOT (A AND B)" or "A NAND B". The truth table for a NAND gate is the complement of the AND gate truth table. The same thing applies to the NOR gate fig. (1.b), where the Boolean expression: x = A + B reads "NOT (A OR B)" or "A NOR B". The result of the NOR gate truth table is also the complement of the OR gate truth table.







Part A: NAND Gate:

ENT-120 Digital I Lab

Procedure:

1- Hook up the switches for the NAND gate as shown in fig. (2).

2- Using the switches try all possible combination for truth table (1) inputs. Record the output according to the output lamp results.

EST-120 Digital I Lab

Exp2 NAND & NOR Gutes



_	Table	1: \	AND	gate	2
1	A	1	B	i	X
!	0		0	i	
Ľ	0	ļ	1	1	
	1		0		

- 3- Add to your circuit an inverter as in fig. (3).
- 4- Fill up truth table (2) following all the combinations for the inputs. Observe the difference between table (1) & table (2).





Table 2: AND gate B A Х 0 0 0 1 1 0 1 1

Part B: NOR Gate:



Table 3:	NOR ga	ate
·A	В	X
0	0	
0	1	· ·
1 .	0	

1

1

Figure 4

Procedure:

- 1- Connect the given circuit in fig. (4).
- 2- Try all conditions for the inputs in the truth table. Record your output according to the output lamp response.

5

i	B	X	
1	0	i	
1	1	Ì	
	0		
	1		



- 2- Using switches try all possible input combinations for table (3).
- 3- Compare both results.

<u> </u>	BC	: 3-input AN <u>A(B.C)</u>	(A.B)C	A.B.C
0	<u>0 i 0</u>	0	0	. 6 .
0.	0 1	1 12.	0	 O
0.	1 0		0.	
0	1 1	0	0	- <u>)</u>
<u>1</u> ·	0 0	1.0	0	0
1. :	0 1	10	- <u> </u>	0
1	· 1 · · i 0	0	0	-0-
1	1 1 1		1.1	

This concept is called the <u>associative law</u> The law applies to both the OR and the AND gate. This can be stated for both gates as follows:

$$A (BC) = (AB) C = ABC \rightarrow y_{B}$$

$$A + (B + C) = (A + B) + C = A + B + B$$

Assignment:

$$A \cdot B = B \cdot A$$

 $A + B = B + A$
 $B = B + A$
 $B = B + A$
 $B = B + A$

For the two theorems above:

- What do we call this property? wished Conducted and the
- Is the result of AB+ CD is the same as DC + BA ? Why
- Write a 3-input truth table for the NAND hnd NOR gates.

2'=8

ENT-120 Digital I Lab

Exp3 Universal NAND Gates

Exp. (3) Universal NAND Gate

Objective:

To implement the basic gates (AND, OR, and Inverter) using either NAND or NOR gates.

Introduction:

In Exp. (1) The basic operation gates were introduced, while in Exp. (2) we learned how to build NAND & NOR gates. The NAND and the NOR gates are said to be universal because any digital system can be implemented using them. To show that any Boolean function can be constructed with NAND & NOR gates, we need only to show that the logical operations of AND, OR and complement can be obtained using NAND and NOR gates. In this experiment, we will implement the three basic gates using only NAND gates. The same thing can be accomplished using NOR gate (which will be given as an assignment).

Part A: Constructing An Inverter Gate Using A NAND Gate:

Starting with the NAND gate, the expression X = A.A represents a two input NAND gate with the same input value for both inputs. From our basic Boolean theorem A.A = A, then $X = \overline{A.A} = \overline{A}$ which stands for the inverter gate fig 1.

Procedure:

1- Connect the NAND gate as shown in fig (1).

2- Fill up the given truth table according to the input condition.



Part B: Constructing An AND Gate Using NAND Gates:

If the NAND gate is followed by another NAND shorted as in fig. (2), the result is an AND gate where the Boolean expression is $X = \overline{A.B} \& Z = \overline{X} = \overline{A.B} = A.B$ as in fig (2). The two bars on the top of AB can be canceled as stated in Exp. (1).

Exp3 Universal NAND Gates

Procedure:

1-Connect the NAND gate as in fig. (2).

2- Check if the truth table of your circuit stands for the AND gate.





Figure 2: NAND gates constructing an AND gate.

Part C: Constructing An OR Gate Using NAND Gates:

An OR gate can be produced by using a NAND gate in which each input to that NAND gate is inverted using a shorted NAND, as in fig (3). The Boolean expression will be $Z = \overline{A}.\overline{B} = \overline{A} + \overline{B} = A + B$, which produces the needed OR gate.

Procedure:

1- Using NAND gates only, implement fig. (3) circuit.

2- Fill up the truth table and observe the output Z if it match the OR gate output.



Figure 3: Three NAND gates constructing a twoinput OR gate.

Assignment:

• Implement the three basic gates (Inverter, AND and OR gate) using NOR gates only.

Exp4 Boolean Theorems

Exp. (4) Boolean Theorems

Objective:

To become familiar with the Boolean theorem and to prove the theorems practically.

Introduction:

In this experiment we will introduce some of the basic relationships in Boolean algebra. Such relations can be used to analyze and design digital circuits. Also, the Boolean algebra relations can be used to simplify large circuits to the smallest possible circuits. Boolean algebra deals with binary variables and logic operations. The three basic logic operations used are AND, OR and complement. For a given value of the binary variables, the Boolean function can be equal to either 1 or 0.

The experiment is divided into two parts. The first part demonstrates single variable theorems. The second part implements multivariable theorems.

Notice: This experiment will be covered in two weeks in which the first week will be devoted for the first part (single variable theorems) and the second part (multi variable theorems) will be covered in the second week.

Part A: Single Variable Boolean Theorem:

For the following Boolean expressions connect its equivalent gate to verify the answer for each theorem:

Z=0

Case 1:
$$X \cdot 0 = 0$$

X	0	Z	X T
0	0		AND)-
1	0		

Case 2: $X \cdot 1 = X$



Case 3: $X \cdot X = X$



ENT-120 Dignal I Lab

9

Exp4 Boolean Theorems

Case 4:
$$X \cdot \overline{X} = 0$$

Х

0

1

 $\overline{\mathbf{x}}$

1

0



Case 5: X + 0 = X

.





Case 6: X + 1 = 1



Case 7: X + X = X



Case 8: $X + \overline{X} = 1$



Part B: Multivariable Boolean Theorem:

For each of the following expressions:

- 1. Draw both equal logic circuits.
- 2. Connect and fill the tables with the output.
- 3. Compare the results of both circuits.

ello <u>serence</u> el se

Expressions:

1) The Common Factor:

$$A \div AB = A (1 \div B) = A$$

Table 9: Expression 1

	A		В		A + AB	A·	
1	0		0	T			
)	.	1				
	<u> </u>	-	0				
	1		1				

2) Distributive Law:

x(y+z)	= xy + xz	
(w + x)(y + z)	= wy + wz + xy + xz	

= AA + AC + AB + BC= A + AC + AB + BC= A (1 + C + B) + BC= A + BC

Table 10: Expression 2 (A + B) (A + C)B С A + BCA 0 0 0 0 0 1 0 1 0 0 1 1 . 1 θ 0 0 1 1 0 1 1 1 1 1

3) DeMorgan's Theorem:

$$\overline{\overline{(X \cdot y)}} = \overline{x} + \overline{y}$$

$$\overline{\overline{x} \cdot y} = \overline{x} \cdot \overline{y}$$

$$\overline{(\overline{A} + \overline{B})C} = \overline{(\overline{A} + \overline{B})} + \overline{C}$$

$$= (\overline{\overline{A}} \cdot \overline{\overline{B}}) + \overline{C}$$

$$= AB + \overline{C}$$

angen an A

 $\frac{1}{2} \left(\frac{1}{2} + \frac{1}{2} \right) + \frac{1}{2} \left(\frac{1}{2} + \frac{1}{2} \right)$

Exp4 Boolean Theorems

		<u>Fable 11:</u>	Expression 3	
A	В	·C	$\overline{(\overline{A} + \overline{B})C}$	$AB + \overline{C}$
0	0	0	1.	<u> </u>
0	0	1	0	0
0	1	0	. 1.	
0	1	1	0	0
1	0	0		1
1 .	0	1	C	0
1	1	0	- 1	
1	1	1		1
			all all a	

, <u>Assignment:</u>

Using Boolean algebra theorems, simplify the following expressions:

Je circuit and boolean argebra theorems, simplify th	e ionowing express	10ns:	
$\vec{z} + \vec{x} = x + \vec{y} + \mathbf{F} = \mathbf{A} \vec{C} + \mathbf{A} \mathbf{B} \vec{C} = \mathbf{A} \vec{C} \vec{V}$	+B) - AC	N. Cal	
$2 - F = \overline{A \cdot B \cdot C \cdot D} + \overline{A \cdot B \cdot C \cdot D}$	3	Ladre C	
$3 - \mathbf{F} \neq \mathbf{\overline{A}} \mathbf{\overline{B}} \mathbf{C} \mathbf{\overline{D}} + \mathbf{\overline{A}} \mathbf{\overline{B}} \mathbf{\overline{C}} \mathbf{\overline{D}}$			
			-
$() F = A\overline{c} + A\overline{b}\overline{c} = A\overline{c}(1/B) = A\overline{c}$		· ·	
(2) F= ABCO + ABCD			
(b) (L 5+ 3+ A - Co BA =			
$(\widehat{\mathcal{B}}_{+}\widehat{\mathcal{A}}_{+}\widehat{\mathcal{B}}) \cap \widehat{\mathcal{D}}_{+} + \widehat{\mathcal{A}}_{+}\widehat{\mathcal{A}}_{+}\widehat{\mathcal{C}}_{+}\widehat{\mathcal{C}}_{+}$			· .
$\overline{\mathcal{A}}_{+,\overline{\mathcal{A}}_{+},\overline{\mathcal{A}}_{+}} = \overline{\mathcal{A}}_{+,\overline{\mathcal{A}}_{+},\overline{\mathcal{A}}_{+}} = \overline{\mathcal{A}}_{+,\overline{\mathcal{A}}_{+},\overline{\mathcal{A}}_{+},\overline{\mathcal{A}}_{+}} = \overline{\mathcal{A}}_{+,\overline{\mathcal{A}}_{+}$		· .	
$= \frac{1}{10} + \frac{1}{10$			
and the second	· .		<u>i</u>
TO FALL TO FALL TO CO	•	雨(在+夏之)	+BCD
		ĀB((+B)+1	5C5
THE A REAL TO A LARK		ADC+ AD B	+BCD
$= \overline{A} \subset \overline{E} = \overline{E} \subset (\mathbb{C} + \overline{A})$			
= ACG + BOG + BOA			
	: • •	7	
	•		

Exp. (5) Combinational Logic Circuits

Objective:

To validate algebraic simplifications through demonstrating the function equivalence of both the simplified and the unsimplified logic circuits.

Introduction:

The Boolean algebra theorems that we went through in the last experiment can be used to simplify logic circuit expressions. The major problem with Boolean algebra simplification is that there is no obvious way to conclude that the simplest form of an expression is reached.

This experiment will start with implementing a reasonably large logic circuit. Then the circuit will be simplified and both circuits will be tested for equivalence.





Procedure:

To simplify the logic circuit shown in fig. (1):

First we have to determine the output expression:

$$\overline{Z} = A\overline{C}(\overline{\overline{A}}\,\overline{\overline{B}}) + ABC$$
 (1)

Using DeMorgans Theorems to break down all large inverter signs

$$Z = ABC + A\overline{C}(A + B)$$
$$= ABC + A\overline{C}A + A\overline{C}B$$
$$= ABC + A\overline{C} + A\overline{C}B$$

Taking AB as a common factor:

$$= \overline{AB} (C + \overline{C}) + \overline{AC}$$
$$= \overline{AB} + \overline{AC}$$
$$= \overline{A} (B + \overline{C}) - \dots - (2)$$

EN'T-120 Digital 1 Lab

- Complete table (1) below to produce a truth table for expression (1) and (2).
- 2- Draw the logic circuit for the simplified expression, expression (2).
- 3- Connect both circuits.
- 4- Compare the truth table you have completed to the output of the two circuits.

	•							T	able 1		1		<u></u>	
A	B	С	Ā	B	Ē	Ā	B	$\overline{\overline{A}} \overline{\overline{B}}$	$A\overline{C}$	ABC		B+C	$A(B + \overline{C})$	
							•				$\overline{(\overline{A} \ \overline{B})}$ + ABC			
											+ ABC			
0	0	0				1								
0	0	1			·				İ					ł
0	1	0												:
0	1	-1									•			
1	0	Ó						l					•	
1	0	1			1 ² -1		•							
1	1	0				<u> </u>								ļ
1	1	1							<u> </u>			<u> </u>	•	

Assignment:

Simplify:

 $W = \overline{A} C \overline{(\overline{A} B D)} + \overline{A} B C + A \overline{B} C$

Exp6 Sum Of Product Form

Exp. (6) Sum of Product Form

<u>Objective:</u>

To introduce the concept of sum of product & product of sum.

Introduction:

The Boolean algebra expression form and the resulting form of the gating network are based on two main concepts: Product term & Sum term. Where the product term either a single term (A) or the logical product of several term (A.B.C), while the sum term is a single (A) or the sum of several variables (A + B + C). For any given truth table the product term of each line is found by replacing each "zero" in the input of the truth table with the variable complement symbol (\overline{A}), while "one" takes the variable as it is (A) as shown in truth table (1). To find the sum term of the truth table take the complement of your product term as in table (1).

		Table 1	
A	В	Product term	Sum terms
0	0	Ā.B	$\overline{A},\overline{B} = A + B$
0	1	Ā.B	$\overline{\overline{A}.B} = A + \overline{B}$
1	0	A.B	$\overline{\overline{A.B}} = \overline{\overline{A}} + B$
1	1	A.B	$\overline{A}.\overline{B} = \overline{A} + \overline{B}$

 $1 \qquad 1 \qquad A.B \qquad \overline{A.B} = \overline{A} + \overline{B}$ To find the expression of your logic circuit, you can follow either the sum of product method, where we select the product term for any output equal to "one" and sum those terms. Or to take the product of sum terms, and in this case select the expression related to the output equal to "zero" in the truth table and multiply those

A-Sum of the product method:

X is equal to the sum of the product whenever the output equals one.

terms. Now lets find the expression for truth table (2):

 $\therefore X = A.\overline{B} \div A.B$ $= A(\overline{B} + B)$ = A

 A
 B
 X

 0
 0
 0

 0
 1
 0

 1
 0
 1

B- Product of sum terms:

X is equal to the product of the sum terms where the output equals zero.

15

Directions: Change the statements to questions using the question word in parenthesis. Check verb tense.

• 1	Example: The train arrived at ten o'clock. (what time) What time did the train arrive?	
2		
3.		
4.		
5.		
6.		
7.	Tariq talked to him for an hour. (how long)	
8.		
9.	The party lasted all night. (how long)	
10.	The check was for K.D. 5.50. (how much)	
11.	He was eating a sandwich. (what)	
12.	He is working hard. (how)	
13.	His parents have two cars. (how many)	
14.	They are coming to visit us tomorrow. (when)	
15.	He is going to work right now. (where)	
16.	This man is my brother. (who)	
17.	I didn't get up early because I was tired. (why)	
18.	We have English every day. (how often)	
19.	They like to rest on weekends. (what)	
20,	The club is not far from their house. (where)	
21.	Their favorite kind of food is pizza. (what)	
22.	gave him my dictionary. (what)	

Mrs. Nabila Al Midij

16

Exp6 Sum Of Product Form

$X = (\overline{\overline{A} \ \overline{B}}) \cdot (\overline{\overline{A} \ B})$	· · .		
$=\overline{\overline{A}}\overline{\overline{B}}+\overline{\overline{A}}\overline{B}$	•		
$=\overline{\overline{A}(\overline{B}+B)}$			
$=\overline{\overline{A}}$			
$= A \Rightarrow SAME AS$	THE SUM OF PRO	DUCT MET HOD R	EŞULT.

Design Problem:

Design a single output, 3-input combinational circuit whose output is 1 if the sum of the inputs is greater than or equal to 2, otherwise it is 0.

Procedure:

1- From the design problem above fill up the output column in truth table (3).

2- Find the product term for each line having an output of "1" in truth table (3).

		·T	able 3	
<u>A</u>	В	С	Output	Product term
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0.	- 	- <u> </u>
1	1	1		

3- Find the expression of your logic circuit using the sum of product method, simplify it with the Boolean algebra theorem:

F =

4- Draw the simplified circuit for your expression.

5- Connect the circuit and validate the output by following truth table (3).

Assignment:

• Find the expression for your logic circuit using the product of sum terms method. Prove that the two methods are equal.

Exp. (7) The Karnaugh Map

Objective: `

To introduce the K-map as a quick method for solving and minimizing Boolean expressions.

Introduction:

In the previous experiments you were introduced to the Boolean theorems as a tool for simplifying Boolean expressions. K-map, which stands for Karnaugh maps, is a fast graphical method for minimizing Boolean expressions in a single step. K-map can be used as a mean for showing the relationship between logic inputs and the desired output. Each cell in the graphical representation of the K-map can contain one unsimplified product (containing all the variables and allowing single variable complements) from the sum of the product of the output and is called a minterm. The expression for the output Z can be simplified by properly combining those cells in the K-map which contains 1s. This process of combining these 1s is called looping. Looping can be performed by a single cell loop, or 2, 4, 8, 16.. cells loop (Refer to your text for further details). As an example see table (1) and (2) below:



Procedure:

For the given Boolean expression:

 $Z = (A\overline{B}\overline{C} + AC) \div (\overline{B} + B\overline{C})$

1- Draw the expression.

2- From the expression derive the circuit output and record it in truth table (3).

- 3- Using Boolean algebra, simplify the given expression.
- 4- Use the K-map method to simplify your expression. Compare the results with step 3 results.

17

Exp7 Karnaugh Map

Table 3: The expression output.

A	B	C	Z
0	0	0	
0	0	1	1
0	1	0	1
0	1	1	
1	0	0	1.
1	0	1	
1	1	0	
1	1	1	



5- Draw the new simplified expression.

6- Connect both drawn circuits (step 1 & step 5), and verify their equivalence using truth table (3).

Assignment:

- For the K-map in table (5):
 - Find the unsimplified expression (product terms containing all variables, minterms) and simplify it using Boolean algebra.
 - Simplify using the K-map.

	Table 5: K-map					
	\overline{CD}	<u>Ĉ</u> D	ĊD	$C\overline{D}$		
ĀB	1	0	0	1		
Ā B	1	.1	1	1		
AB AB	0	0	0	0		
AB	1	0	0	1		

Exp8 Latches & Flip-Flops





	Table 5: D Flip-Flop.					
	D	Q	Q1+1			
	0	0				
	0	1				
٠Į		0				
	1	1				

Table 6: D Flip-Flop summarized.

D	Q ₁₊₁
0	
1	

Procedure:

1- Connect the circuit shown in fig. (3).

2- Fill table (5) with the circuit's results.

3- From täble (5) derive the result for each state in table (6).

Notice:

- Tables (1), (3) and (5) contain the columns Q_t and Q_{t+1} . The first (Q_t) indicates the state of the lamp before applying the tested state to the circuit. While Q_{t+1} is the result (in the Q output) of applying the state.
- To derive the tables (2), (4), and (6) you need to follow the following table:

The result of Q ₁₊₁	Summarized as		
$-Q_{t+1} = Q_t $	No change (Q _t)		
Q_{t+1} the complement of Q_t^{a+b}	Toggle (\overline{Q}_i)		
Always 1.	1		
Always 0.	0		

<u>Assignment:</u>

• Compare the results and the circuits drawing in this experiment with the book circuits.

Exp9 J-K Flip-Flop

Exp. (9) J-K Flip Flop

Objective:

To study the function of the J-K flip-flop and to investigate its advantages over the S-C Flip Flop.

Introduction:

In Exp. 8 You were introduced to a basic memory element the S-C flip-flop, and the function of the Set and Reset input on the output Q. The main disadvantage of that flip-flop was the invalid state when Set = Reset = 0. The solution to such problem was solved by the feedback link between the outputs and inputs. The resulting circuit was called J-K flip-flop in which the invalid state was converted to a toggle condition. Additional inputs are usually added to allow the flip-flop to operate independently of the function of the clock (asynchronous inputs). These inputs are called preset and clear. They are used to set the FF to 1 (preset) or 0 (clear) at any time regardless of the input condition. The asynchronous inputs can be either active low or active high. Fig. (1) a J-K flip-flop with active low asynchronous inputs, (preset) & (clear).

Truth	[able 1:	J-K flip-:	flop
J	К	Q,	Q1-1
0	0	0	
0	0	1	
0	1	0	د
0]]	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	



Figure 1: J-K Flip-Flop (module 7472).

Part A: J-K Flip-Flop As A Given Module.

Procedure:

- 1- Connect the J-K flip-flop (module 7472) as shown in fig (1). Set the asynchronous inputs = 1 ($\overline{\text{preset}} \& \overline{\text{clear}} = 1$)
- 2- Following truth table (1) investigate the effect of the J & K inputs on the output Q.

3- Minimize table (1) into truth table (2).

Exp9 J-K Flip-Flop

Truth Table 2: J-K Flip-Flop

J	К	Q ₁₊₁
0	0	
0	1	
1	0	
I	1	

4- Set (preset) = 0. Now apply the inputs of truth table (1) again and notice the effect of the preset input on the function of the FF. Fill the results in table (4).

5- Repeat step 3 only this time set (clear) = 0 and return (preset) = 1.

Truth Table 3: Asynchronous inputs

preset	elear	Q _{I+I}	•••
· 0	0	<u> </u>	
. 0	1		
1	0	ļ	
1	1		

Part B: Constructing The J-K Flip-flop:



Figure 2: J-K Flip-Flop

Procedure:

1- Build the J-K flip-flop (master-slave) circuit as shown in fig. (2).

2- Confirm that the result of table (1) & (2) applies to fig. (2) circuit.

<u>Assignment:</u>

• If you have the option to choose either J-K flip-flops or S-C flip-flops for a circuit you want to build, which flip-flops would you use? Why?

Exp8 Latches & Flip-Flops

Exp. (8) Latches and Flip-Flops

Objective:

To introduce the basic flip-flops (FF) gates, and to study the characteristic of the different types of FF.

Introduction:

In our study of the combinational circuits we noticed that the output of such circuits at any time is dependent only on the levels present at the inputs at that time. On the other hand, a flip-flop is a sequential circuit or memory element in which its output has the ability to remain at one state even after the input condition that caused the state was changed. Also a flip-flop can be affected by the previous output while combinational circuits responds only to input changes. Flip-flops can be divided into clocked and unclocked flip-flops. If the FF output does not recognize input changes unless the circuit was clocked, this circuit is called a clocked flip-flop.

The flip-flop outputs are labeled Q and \overline{Q} . Under normal conditions these outputs will be always inverse of each other. Whenever the two outputs are equal, this state will be called invalid.

In this experiment we will start by building the NAND latch (S-C latch), then in the next stage we will use the NAND latch to build the S-C flip-flop. Finally, by adding an inverter to the S-C flip-flop we will end up with the D flip-flop.

Part A: NAND Latch:

The latch, shown in fig. (1), has two inputs (SET & CLEAR) and two outputs.



Table 1: NAND Latch.

SET	CLEAR	Q	Q ₁₊₁
0!	0	0	
0	0.	1	
0	1	0	
0	1	1.	
1	0	0	1
1	0	1	
1	<u>l</u> .	0	

Table 2: NAND Latch summarized.

SET	CLEAR	Qı+i
0	0	
0	1	
1	0	
1	1	

Procedure:

- 1- Connect the circuit shown in fig. (1).
- 2- Fill table (1) with the circuit's results. Q_t represents the Q lamp state before applying the specified inputs in the truth table while Q_{t+1} represents the same lamp after applying the inputs.
- 3- From table (1) derive the result for each state in table (2).

Part B: S-C Flip-Flop:

Is a clocked flip-flop that behaves like a NOR latch except that it does not permit the input to propagate through the circuit without a clock pulse.



Figure 2: S-C Clocked Flip-Flop

Table 3: S-C Flip-Flop.			•
S	I C	Q	Q1+1
0	0	0	: ار
0	0	1	1
· 0	1	0	
0	1	1	
1	0	0	. !
1	0	1	i
1	1	0	
1	1		

Table 4: S-C Flip-Flop summarized.

S	C	Q ₁₊₁
0	0	
0	1	· .
1	0	
1	1	

Procedure:

1- Connect the circuit shown in fig (2).

2- Fill table (3) with the circuit's results.

3- From table (3) derive the result for each state in table (4).

Part C: D Flip-Flop:

The DFF is also a clocked flip-flop (D is short for data). It has only one input. This flip-flop succeeded in eliminating the invalid state the previous flip-flops contained.

Exp10 Application Digital Circuits

Exp. (10) Application Digital Circuits (Instructor Demo)

Objective:

To give the student a wide view of the applications of digital circuits.

Introduction:

It is important for any field studier to know what could the basic knowledge acquired accomplish to be able to grasp the wide scope of the field, its importance, and the reason to study it. Heading in this direction we would like to present some of the common applications in digital systems.

In the first part asynchronous up counter will be presented. Then the second part will cover adder/subtractor circuit. Finally using shift registers binary division will be studied.

Part A: Asynchronous Up-Counter:

The asynchronous counter shown in fig. (1) counts from 0-7. The same circuit can be modified to count down from 7-0 by feeding the clock from \overline{Q} instead of Q. Notice that the lamp has to be read from Q in both cases.



Figure 1: Asynchronous Up-Counter

Procedure:

- 1- Connect the circuit shown in fig. (1).
- 2- Using the left bush button (or the low speed clock), change the states of the counter from one number to the other.

Part B: Serial Shift-Registers:



Figure 2: Right Shift Register

Procedure:

A serial shift register will load the inputs and transfer the data bit by bit. The shift register can either shift the bits to the right or the left. The circuit in fig. (2) represents a right shift register.

- 1- Connect the circuit shown in fig. (2).
- 2- Using the left bush button, move the bits from left to right. Use the Serial Data Input to load the new inputs to the first D FF.

ENT-120 Digital 1 Lah

3 Communication





Technology quiz

Student A

Complete the questions with the correct form of the verbs in brackets. Then ask Student B the questions and check his / her answers.

- 1 How tall ______ the world's tallest building? (be)
 - a >500m b <500 but >450m c <450m
- 2 What kind of lever _____ this? (be) a first class b second class c third class
- 3 What's this _____? (call)
- a barcode b PIN c zipcode
- 4 Who ______ the first chemical battery in 1800? (produce)
- a André-Marie Ampère b Alessandro Volta c James Watt
- 5 Which of these ______ Leonardo da Vinci (1452-1519) not design? (do)
 - a helicopter b speedboat c submarine
- 6 Who ______ the World Wide Web? (invent)
- a Bill Gates b President Clinton c Tim Berners-Lee
- 7 What _____ the letters RA stand for in RADAR? (do)
 - a RAdio b Reflected Alternate c Red Alert
- 8 Who _____ the first yo-yo? (make)
- a ancient Japanese b ancient Koreans c ancient Romans
 - DB = V 30 42 CH = C OX = L EISWELA



Technology quiz

Student B 👘

Complete the questions with the correct form of the verbs in brackets. Then ask Student A the questions and check his / her answers.

- 1 Which gas ______ a light bulb contain? (do)
- a oxygen b nitrogen c argon
- 2 What's this device _____? (call)
- a printer head b ballpoint pen c inkjet

3 Who______ the first internal combustion engine in 1885? (produce)

- a Henry Ford b Kiichiro Toyoda c Gottlieb Daimler
- 4 What ______ the letters LA stand for in LASER? (do)
- a Los Angeles b Light Amplification c LAmp
- 5 When ______ the World Wide Web start? (do)
 - a 1990 b 1985 c 1995
- 6 What ______ an MP3 player do? (do)
 - a transports people b plays music c plays games
- 7. Who ______ the mercury thermometer? (invent)
- a Anders Celsius b Gabriel Fahrenheit c Baron Kelvin
- 8 Who ______ the first scissors? (make)
 - a ancient Egyptians b ancient Greeks c ancient Chinese

** Answers: IC, ZD, 3C, 4b, 5a, 6b, 7b, 8a

Question Types



Examples:

1- ARE you a student?

2- DO you like England?

3- HAVE you been here long?

4- CAN you understand people when they speak to you?

5- DO you understand people when they speak to you?

6- DID you go to the theatre last night?

7- COULD you help me with this exercise?

8- CAN you help me with this exercise?

9- WERE you at the football-match yesterday?

10-DID you GO to the footbail-match yesterday?

Exercises: Fill in the spaces with the correct auxiliary chosen from the list below: (Do - Are - Is - Was - Can - Has - Did - Does - Have - Were)

Ϋœ

1. _____ you carry these boxes with me?

2. _____ you see Maher yesterday?

3. ----- they finished their work yet?

4. _____ this your pen?

5. _____ you sure we have an exam tomorrow?

7. _____ the students study biology this semester?

8. ------ Khalid written his homework?

9. _____ you alone at home last week end?