



Public Authority for Applied Education & Training College of Technical Studies Electronics Engineering Department

Electronics I

ENT134

Lab Manual



Prepared by Eng. Hussain Bunayan

Table of Contents

Ŕ	Page
EXPERIMENT No1: Diode Characteristics	1
EXPERIMENT No 2: Half-Wave Rectifier	4
EXPERIMEMT No 3: Full-Wave Rectifier	7
EXPERIMENT No 4: Zener Diode	10
EXPERIMENT No 5: Transistor Self-Biasing	13
EXPERIMENT No 6: BJT Biasing (Voltage Divider Bias)	16
EXPERIMENT No 7: Impedance, Power, and Phase Relationship of Common-Emitter Amplifier	<u> </u>
EXPERIMENT No 8: The Emitter Follower	23
EX · ERIMENT No 9: JFET Common Source Amplifier	<u> </u>
FXPERIMENT No 11 JFET Common Drain Amplifier	
EXPERIMENT No 11: Inverting Amplifier	34
EXPERIMENT No 12: Noninverting Amplifier	37
EXPERIMENT North Summing Amplifier	39
EXPERIMENT No 14: Difference Amplifier	<u> </u>
EXPERIMENT No 15: Comparators	47 .
EXPERIMENT No 16: Integrator and Difrentiator	51
Appendix A: How to use Electronics Workbench	55
Appendix B: Hampden Part List	63

Experiment No. (1)

FARWARD **Objectives:** D and REVERSE current and voltage characteristics of a "p n" To demonstrat junction didde.

Theoretical Background:

As forward current (IF) through a diode increases, forward voltage (VF) across does the same. However due to the changing characteristics of the forward biased diode, VF will increase at much lower rate than IF. When a diode is reverse biased, the reverse current (IR) through the device will be extremely low, even when there is a significant reverse voltage (VR) across the diode. This is due to the extremely high resistance of reverse biased diode.

Materials and equipment:

1- Power Supply.

- 2- AVO meter (analog).
- 1- Small signal Diode.
- 1- Rectifier Diode.
- 1- Resistor 1 k Ω .

Procedure:

1- Identify the terminals of the diode.

2- Use the AVO meter to measure the forward resistance of the diodes, and record in Table (1.1).

Diode number	Forward Resistance	Reverse Resistance
· · · · · · · · · · · · · · · · · · ·		
and the second		

3- Reverse the diodes and measure the reverse resistance, and record in Table (1,1).

3- Set the circuit of Figure (1.1).



Fig (1.1)

4- Increase the voltage so that you have forward current as indicated in Table (1.2), and record the voltage

H

\$ 6 5 32

Forward current(mA)	Forward voltage (v)
0	0
0.5	
1.0	<u> </u>
1.5	<u> </u>
2.0	<u> </u>
3.0	
4.0	····
5.0	· · · · · · · · · · · · · · · · · · ·
6.0	
7.0	,,,,,,,
8.0	······

Table (1.2)

5- Repeat for all other currents, and complete Table (1.2).

111

بالجرائي والمعادية

J

6- Reverse polarity of the diode as shown in Figure (1.2).



Figure 1.2.

7- Increase the reverse voltage as indicated in table (1.3), measure and record reverse current.

٩.,

 **everze Current (μA)
 Reverse Voltage(V)

 1
 1

 5
 10

 20
 30

 40
 40

 ∂

્યં

大洋



109 31

ŝ'n

and a state of

8- Using the data you collected in Tables (1.2) and (1.3), plot the points that represents each reading, compare your curve with the one you studied in the lecture.

9- Calculate the forward, and reverse resistance RF, RR using the equation $R = \Delta V / \Delta I$

10-Discuss in your own words, what you have observed, concluded from this experiment.



Experiment No. (2) Half-Wave Rectifier

709 H H

Objective:

To demonstruction, and operation of half-wave rectifier.

Theoretical, Background:

dc by simply eliminating either the positive alternations of the input (for a negative dc power supply), or the negative alternations of the input (for a positive dc power supply).

Materials and equipment:

1-Oscilloscope
1-AVO meter (analog).
1-Transformer, rated 240 V_{ac} input and 12 V_{ac} output.
1- Si Rectifier Diode (# 547).
1- Resistor 5.6 kΩ.
(225)

Part I (Experimental)

Procedure:

1- Construct the circuit of Figure (2.1).



Fig (2.1)

- 2- Apply power to the circuit.
- 3- Measure and record the rms and peak-to-peak voltage as indicated in Table (2.1).
- 4- To calculate the input and output frequencies, measure the input and output time period, record in Table (2.1).

			; <u>*</u> ; <u>* ; </u> *	Oscillosco	
Points	AVO			OSCHOSE	ihe
••	meter				
*****	*****	Nu of Sucares	¥/Div. ¥/Div.	Result	Wave-form
VAB	in.		*		
`	arar _a cirin				· · · · ·
Vo					
• ,					
i					
					· · · · · · · · · · · · · · · · · · ·
Tin	******				f = 1/T

To	****				f=1/T
	****		2		

Į

12.1

Table 2.1

.

Fig (2.2)

1- Setup the circuit of Figure 2.2 using (Electronics Workbench Software).

2- Connect the oscilloscope to the input terminals AB, and the output terminals Vo.

3- Observe the signal waveforms, and print out, to submit with your report.

Report

STATUS PLANE

1- Is $V_{AB(rms)}$ measured = $\frac{V_{AB(rp)}}{\sqrt{2}}$

in

2- Is the value of $V_{O(de)}$ measured = 0.318 $V_{P}?$

3- What is the PIV for the diode used?

. .

4- Write brief conclusion about the main idea of the experiment.

Experiment No. (3) Full-Wave Bridge Rectifier 101 11

Objective:

To demonstrate the construction; and operation of center-tapped transformer full-wave rectifier.

¥ŧ

Theoretical Background:

The full-wave center-tapped rectifier changes ac to pulsating dc by either converting the negative alternations to positive alternations (for positive dc power supply) or by converting the positive alternations of input signal to negative alternations (for a negative dc power supply).

Materials and Equipment:

1-Oscilloscope. 1-AVO-meter (analog). 1-Transformer, rated 240 V_{ac} input and 12 V_{ac} output (614)2-Si Rectifier Diode (#547). 1-Resistor 5.6 k Ω

Part I (Experimental) Procedure:

¹⁻ Construct the circuit of Figure (3.1).





2- Apply power to the circuit.

- 3- Measure the rms and peak to peak values of the secondary voltage of the transformer VAB record in -Table 3.1.
- 4- Measure the output voltage Vo as indicated in Table 3.1.
- 5- Remove the load resistor R_L from the circuit, measure and observe the waveform at point Vo record in Table 3.1.
- 6- Disconnect power from the circuit and return R_L to its original position in the circuit. Now, remove D_1 from the circuit and apply power.

7- Observe and measure the output waveform, record in Table 3.1.

Exp. 3 Full-wave Rectifier

8- Measure the time period of the input and output signal.

Point	s AVO				Oscilloscope
*****		Number of squares	V/Div. T/Div.	Result	Wave-form
VAB			1/1/1/		· · ·
Vo					
Vo No Load R _L					
Vo One Diode Remo ved					
Tin	******				f=1/T
To	*****				f=1/T

Table 3.1

.

ł,

ii

Part II (Computer Simulation)

1- Setup the circuit of Figure 3.2 using (Electronics Workbench Software).



- 1 ig 5.2
- 2- Connect channel 1 of the oscilloscope to the secondary terminals of the transformer A.B observe the waveform.
- 3- Connect channel 2 of the oscilloscope to the output of the rectifier circuit observe the waveform.

Report:

1- Explain why an open load resistor caused the waveform you saw in step 5 of the practical procedure.

٥

- 2- Explain why an open diode in the bridge caused the waveform you saw in step.6 of the practical
- procedure.
- 3- Is the value of $V_{O(dc)} = 0.638 V_P$?
- 4- What should be the PIV for the diodes used in the experiment?
- 5- Write brief conclusion about the main idea of the experiment.
- 6- Submit a printout of the waveforms in the simulation procedure.

Experiment No. (4)

Objectives:

To demonstrate the constant-voltage characteristics of the Zener diode.

" To introduce zener diode as voltage regulator.

Theoretical Background:

The zener diode is a component that maintains a relatively constant voltage across its terminals even when there is a relatively large change in device current. The voltage across the terminals is a approximately equal to the nominal Zener voltage (Vz) of the component as long as the device current stays within a specified range. The typical tolerance in terminal voltage is ± 20 %.

A constant de output voltage is what we seek from regulated power supplies, to do this a zener is used to adjust it self from variation of input source or load resistance which causes the change in voltage level.

Materials and Equipment:

1-Power supply.

1-AVO-meter (analog).

1-Resistor 100 Ω.

1-Zener diode(# 531)

1- Resistor 500 $\Omega_{\rm c}$

1- Digital voltmeter.

1- Resistor Box.

Part A (Zener Diode Characteristics)

Procedure:

1- Construct the circuit shown in Figure (4.1).





2- Apply power to the circuit, increase the voltage E until Vz equals 1v measure Iz, and record its value in Table (4.1).

3-Repeat for the other values of Vz as indicated in Table (4.1), measure and record as you did in step 2.

ENT-143 Electronics 1

10

ġ.

٠.





PART B (ZENER DIODE REGULATOR)

in

ALLE STATE

(With Varying Source & Constant Load Resistance) Procedure:

1- Construct the zener diode regulator circuit of Figure (4.2), set the resistance box to $1 \text{ k}\Omega$.



Figure 4.2

Ò

2- Increase the voltage as indicated in Table (4.2), measure Vz, Iz, IL, and record in the proper spacing.

÷ •	in .	•								
E (v)		4	6	8	10	12	14	16	18	20
Vz (v)	· · · -		·	-		*	-			•
Iz (mA)	<u></u>							*		· ·· ,
LL (mA)	•	. 		~~ · ·	· 	•	 		· .	



3-We know Vz from part (A), otherwise ask your instructor. Calculate the value of E at which the zener diode should be on using the equation.

 $E = V_{z_{(ON)}} \frac{R + RL}{RL}$

(With Varying load & Constant input Source)

4-With the same circuit of Figure (4.2), hold the input voltage constant at 18.5 v.

5- Increase the resistance of resistance box as indicated in Table (4.3), measure and record Vz, Iz, and IL in the proper spacing.

Resistance box (RL)	100Ω	300Ω	500Ω	700Ω	900Ω	1000Ω	1200Ω
Vz		•					:
Iz		•.					, , ,
L	2 6 3	0 11	· · · · ·		· -	· · · _	l 1

Table 4.3

REPORT:

1- Plot the data in Table 4.1

2-Calculate the right value of RL so that the zener diode will be on (use voltage divider rule).

3- What is the limitation of zener diode regulator circuit?

4- Write brief conclusion about the main idea of the regulator part of the experiment?

P 4 5 1 1

Part I (Experimental)

Procedure:

1- Connect the circuit shown in Figure 5.1.



2e

- 2- With your AVO-meter, measure the currents through the base and collector resistors, record your values in Table 5.1. From these two sets of values, determine the dc current gain, or beta (β_{dc}), record in Table 5.1.
- 3- Measure V_B and V_{CEQ}. Record in Table 5.1.
- 4-. Now carefully place a soldering iron near the transistor for a few seconds while measuring the collector current using your AVO-meter. Does the collector increase or decrease?
- 5- Disconnect power from the circuit and replace the 560-kΩ resistor (R_B) with a 1-MΩ potentiometer. Again apply power to the circuit and connect a voltmeter between the transistor's collector terminal and ground.
- 6- Now vary the resistance of the potentiometer until V_{CE} as read by the voltmeter reaches a minimum value, V_{CE(sat)}. Then measure the corresponding collector current, I_{C(sat)}. Record both values in Table 5.2.
- 7- Continue to vary the resistance of the 1-M Ω potentiometer until V_{CE} reaches a maximum value, V_{CE(off)}. Then measure the corresponding collector current I_{C(off)}, record both values in Table 5.2.
- 8- Vary the potentiometer so that you are able to measure about five combinations of I_C and V_{CE} over the active region of the dc load line, recording all values in Table 5.2.

(0

Experiment No. (5)

Objectives:

To study the transistor three states: Saturation, active and cutoff.

To study the effect of β and temperature on transistor's Q-point under active state.

Theoretical Background:

Self-bias is the simplest of the transistor biasing circuit. It consists of single transistor, two resistors, and a power supply.

It would seem that the simplicity of the self-bias circuit would make it ideal for most applications. However, the self-bias circuit is relatively unstable. That is, the Q-point of the circuit will shift (change) if there is a significant change in β and/or temperature. This point will be demonstrated in this experiment. The following equations could be a great help to be able to calculate:

$$V_{B} = V_{CC} - I_{BQ}R_{B} = V_{BE}$$

$$I_{CQ} \approx \frac{V_{CC} - V_{BE}}{R_{B} \cdot C}$$

$$I_{BQ} = \frac{V_{CC} - V_{BE}}{R_{B}}$$

$$V_{CEQ} = V_{CC} - I_{CQ}(R_{C})$$
the dc load line
$$I_{C(Sat)} \cong \frac{V_{CC}}{R_{C}}$$
(Saturation)
$$V_{CE(off)} = V_{CC}$$
(Cutoff)
$$PINNING$$

$$PINNING$$

$$DESCRIPTION$$

$$1 \ collector$$

$$2 \ base$$

$$3 \ emitter$$

$$I \ collector$$

$$Simplified outline (TO-92; SOT54) \ and symbol.$$

And β can be calculated by

$$\beta_{dc} = rac{I_{CQ}}{I_{BQ}}$$

Materials and Equipment:

1- Power supply.

For

1- AVO meter or digital multi-meter.

- .-

- 1- Transistor npn (# 568 or 571).
- 1- Resistor, 1 k ohm.
- 1- Resistor, 560/ ohm.
- 1- Potentiometer, EM-char.

FNT-143 Flastonian

Exp.5 Transistor Self-Biasing

[. _____

Part II (calculation)

- 1- Calculate the values of I_{BQ} and I_{CQ} record in Table 5.1.
- 2- Calculate the value of V_{CEQ} record in Table 5.1.
- 3- Calculate the saturation and cutoff on dc load line record in Table 5.2.



Ħ

Table 5.1

			Calculated Value		ed Value	
	Condition	I _C	Vcz	Ic	V _{CE}	
	Saturation (Step 6)	15V	0			
	Cutoff (Step 7)	<u>O</u>	15V		-	R
I.C.	(has	1.5 mF	1.7.5V			
	r, i	3	12			
	Active Region	6	9			
·) V	(Step 8)	8	7	·		
/ VCE		9	6			

Table 5.2

Report:

١.

- 1- Plot the calculated point of Table 5.2 on a graph paper.
- 2- Draw the dc load line, and locate saturation and cutoff.
- 3- To what extend the measured and the calculated value are identical.
- 4- Explain the effect of heating the transistor on Q-point and β .
- 5- Writebrief conclusions about what you have learned form this experiment.

Vcc 3

Experiment No. (6) BJT Biasing (Voltage-Divider Bias)

Objective:

To demonstrate the operation of the voltage-divider bias circuit, and the Q-point stability.

ił.

Theoretical Background:

The voltage-divider bias circuit is the most commonly used of the BJT biasing circuit for several reasons:

1- It provides, excellent operating point stability even with wide change in β and temperature.

545 32

- 2- It requires only one power supply voltage.
- 3- It provides a degree of stability with respect to change in supply voltage.

The following equations could be a great help to be able to calculate:



Materials and Equipment:

1-Power supply. 1-AVO-meter (analog).

1-Digital multi-meter. 2-Transistor upn (# 568 or 571) 1- Resistor 560 Ω I-Resistor I.5 kΩ 1-Resistor 6.8 k Ω

1-Resistor 33 k Ω 1-Potentiometer 25 k Ω

Part I (Experimental) Procedure:

1- Set the potentiometer to 18 k Ω (use AVO-meter).

2- Construct the circuit of Figure (6.1).

3- Now apply 12 volts to the circuit, measure and record the points indicated in Table 6.1

4- Adjust Ra until VB is approximately equals the value calculated in part III step 1, repeat the measurements instep (3).

	Ra=18	100	
	Calculation	VBS	2
V B	3.2	1.8	
V _E	2.59	1,15	
V BE	0.7	0.668	
V c	5.07	0.668 9.5	ç
V	2.48	\$.39	28.39
I	4.6mA	200	V

$$V_{B} = \frac{R_{2}}{R_{2} + R_{1}} V_{CE} = \frac{6.8}{18 + 6.8} 12 = 3.2$$

$$I_{C} R_{C} = 4 \cdot 5 \cdot x \cdot 1 \cdot 5$$

$$= 6 \cdot 93$$

$$for \quad I_{C} \approx I_{E}$$

$$- V_{c} + I_{C} R_{C} + V_{C} = 0$$

$$V_{C} = 5 \cdot 07$$



.

	Calculation
V B	1.9
V _E	1.2
V BE	0.7
V _c	9
V CE	7.8
I	2 mA

$$V_{B} = \frac{R_{2}}{R_{2} + R_{1}} V_{CE} = \frac{6.8}{36 + 6.8} 12 = 1.9$$

$$I_{CR} c = 2 \times 1.5$$

$$= 3$$
for $I_{C} \approx I_{E}$

$$- V_{\alpha} + I_{CR} c + V_{C} = 0$$

$$V_{C} = 9$$

$$I_{C} = 9$$

$$I_{C} = \frac{12}{6.8k}$$

$$R_{2} = \frac{I_{E}}{560}$$

$$R_{E}$$

$$R_{E} = \frac{12}{6.8k}$$



Figure 6.1

			- [·	
Measurements	Computer Simulation	Exper	imental /	Calculation
		R_=18 k	V _B (set)∮⊲	
. V _B			1 1	(1.9)
VE		•		
V _{BE}			· · · · ·	
· V _c				
V _{CE}		• • •	· [
I _E		•		

Table 6.1

Part II (Computer Simulation) Procedure

1- Setup/the circuit of Figure 6.1 using (Electronics Workbench Software).

٩.

2- Setup R, to 18 kΩ.
3- Measure the points indicated in Table 6.1 and record under computer simulation column.

Part III (Calculation) Procedure:

1- With R_s equals 18 k Ω , calculate V_B.

2- Calculate I_B, and I_C.

3- Calculate the rest of the points, record in Table 6.1 under calculation column.

101 30

Report:

1- Compare between the columns of measurement, verify the changes if there is any.

2- Write brief conclusion about the advantages of the circuit.

Vcc Ra R, HR2 ĸ - VR - VRE = 3.2 - 0.7

H

VCE - Voc

 $\frac{12}{12-6.93-(4.6\times560)} = \frac{12}{5.536}$

Experiment No. (7)

Impedance, Power, and Phase Relationship of A Common-Emitter Amp lifter

Objectives:

To be come familiar with the measure of power gain, input and output impedance and investigate the phase relationship between the output and input signals of a common-emitter amplifier.

Theoretical Background:

The common-(ground)-emitter amplifier has been described as a power amplifier. Power can be computed from the equation $P = V^2/R$. The input power of CE amplifier is $P_{IN} = V^2_{IN}/R_{IN}$. The output power is $P_{out} = V_{out}^2 R_{out}$ To determine R_{IN} and R_{OUT} . A method for determining R_{IN} is shown in Figure 7.1. Figure 7.1(a) shows the standard input circuit, Figure 7.1(b) we have added a variable resistance



First, we set the potentiometer to zero and adjust V_{IN} until we have an easily measured value of V_{OUT} . Then we adjust the potentiometer until the output voltage is exactly one-half. We have a voltage divider on the input. Half the voltage is dropped across the potentiometer. The other half is dropped across R_{IN}. Therefor, R_{IN} must be equal to the resistance value we have set on the potentiometer. We then remove the potentiometer from the circuit and measure its value with an ohmmeter. This gives us the value of R_{in}.

A similar thing is done to measure Rour.





(a)

Fig 7.2

(b)

11

Again we have a voltage divider made up of R_{OUT} and the potentiometer. First, without the potentiometer Fig 7.2 (a), we set the output to some value, then we put the potentiometer across the output as shown in Fig 7.2 (b) and adjust its resistance until the output is exactly is one-half that previously measured. Again remove the

168

14

potentiometer from the circuit and measure its resistance, this is the output impedance R_{OUT} . Power gain given by the equation: $P = P_{OUT} / P_{IN}$. This can be computed by substituting V^2/I for P. Rather than express power gain as the absolute ratio of P_{OUT} to P_{IN} , it is usually expressed in decibels. Power gain in decibels = 10 log (P_{OUT} / P_{IN}).

In a CE amplifier, the output signal voltage is 180° out of phase with the input signal voltage at the base. This relationship is easy to keep in mind when we remember how transistors perform a switching function. With 0 input at the base, the transistor does not conduct. Therefore, virtually the entire V_{cc} appears across the output. When a signal is put on the base so as to drive the transistor into saturation, it conducts for the full cycle and the voltage across it is zero.



Exp. 7 Impedance, Power, and Phase Relationship of A Common-Ecnitter Amplifier . : i_{P_i} Procedure: 1- a) Connect the circuit of Figure 7.3. b) Measure I_C , I_E , and I_B , record to be used in the calculation part. 2- a) Set the 5k Ω potentiometer to zero ohms. b) Set the signal generator for 1 kHz and apply its output to V_{IN} . c) Set the oscilloscope to view Vour. 3- Turn ON the power and adjust the output signal generator until Vour reads 6 volts peak-to-peak on the oscilloscope. 4- Increase the resistance of the potentiometer until the output voltage is exactly 3 volts peak-to-peak. 5- a) Turn off the power and the signal generator. b) Remove the potentiometer from the circuit and without changing its setting, measure its resistance. c) Record this as R_{IN} in Table 7.1. 6- a) Put a lead in the circuit in place of the input potentiometer. b) Turn ON the signal generator. c) Repeat step 3. 7- Connect the 1 k Ω potentiometer across the output terminals, as shown in Fig 7.3. 8- Adjust the potentiometer until the output voltage is exactly 3 volts peak-to-peak. 9- a) Turn OFF the power and the signal generator. b) Remove the potentiometer from the circuit and without changing its setting, measure its resistance. c) Record this as R_{OUT} in Table 7.1. 10-Turn ON the power, with the signal generator still set to 1 kHz, adjust its output until the output voltage of the amplifier reads 6 volts peak-to-peak. 11-Measure the input voltage (peak-to-peak) and record the value of V_{IN} in Table 7.1. 12- a) With the same setting as in step 1.1 connect a load resistor of $1k\Omega$ across the output terminal.

b) Measure the output voltage $(V_0)_{W/L}$ record in Table 7.1.

فأعمالك تاب كالملت بالمثار بكمالا بكالمتارك تحافيا الماعاتين والالمالية فالمتعاطية فالمعاملات والمعاولة

in the signals.

PART II (Computer Simulation)

Procedure:

1- Set up the circuit of Figure 7.3 using (Electronics Workbench Software).

2- Go through the same procedure as you did in your experimental part from step 2 to step 11.

3-, Under analysis Menu go för AC frequency analysis.

- 4-"Select 1Hz as start frequency and 10 GHz as end frequency, do not in the proper nodes the proper nodes the input and the output.
- 5- Observe the frequency response and the phase angle, record in Table 7.1.

Measurements	Computer		Experimental			Calculation			
	Simulation	1 _ r	<u> </u>			<u>-1 .</u>	<u> </u>		
Input Impedance Rin (ohms)			, _	· · ·					
تزريما Output Impedance Rour (ohms)				-		14	· • •	- th	
Input Voltage V _{IN} (p-p)						• *			
Output Voltage Vour (p-p)	· · · · · · · · · · · · · · · · · · ·						··· •		
Output Voltage Vour(p-p)way	· · .			•		•	•	•	
Voltage Gain Av				F **** _		- .	_		
Voltage Gain Avwa.	· · ·		-			·	••		
Power Gain Ap = 20					'a 2 '	-	. 1 .	÷	
Power Gain (dB) PG _{dB}	<u>.</u>					•	· ·		
Phase angle (degree)			• •		· · ·				

Table 7.1

PART III (Calculation)

- 1- Use the measured data in step 1 (b) in the experimental part to calculate β , and re-
- 2- Draw the equivalent ac model.
- 3- Calculate the input and output impedance Rin, and Rout.
- 4- Calculate the voltage gain Av, and the current gain Ai.

REPORT:

- 1- Compare between the data in the three columns in Table 7.1.
- 2- Under data analysis in your report, write your opinion about step 1 of the report section.
- 3- Write what you have concluded from this experiment.

Experiment No. (8) The Emitter Follower

Objective:

To become familiar with the common-collector amplifier, also known as emitter follower.

Theoretical Background:

The common-emitter amplifier had voltage, current and power gain. The common-collector amplifier, on the other hand, has only current and power gain. The voltage gain is a little less than 1. The common-collector amplifier has high input impedance and low output impedance, however, making it ideal for impedance matching applications, known as buffer stage.



Fig 8.1

Figure 8.1 shows a common-emitter amplifier, the input signal V_{IN} , is coupled to the base through capacitor C_1 . The load resistor, across which V_0 is taken, is connected to the emitter. Note that the collector is at AC ground because capacitor C_2 acts as a low-impedance AC path. The collector is connected directly to V_{CC} . The input signal, V_{IN} , appears between base and ground (collector), and the output signal appears between emitter and ground (collector). This makes the collector common to both input and output.

Consider what happens when V_{IN} increases during a positive AC alternation. Both the collector current and the emitter current increase. Emitter voltage $V_0 = I_E R_L$, therefore, becomes more positive. In other words, when V_{IN} goes positive, V_0 (emitter voltage) follows. This is why this amplifier is called an emitter follower. Note that V_0 is in phase with V_{IN} .

The base current, I_B , is amplified by a factor of β . Output current, then is βI_B . We can look upon this as two loop that have R_L as a common leg and write Kirchhoff's voltage law equation. One loop (neglecting C_l) is made up of the source, V_{IN} ; the base-to-emitter resistance, R_B , 9through which I_B flows) and the resistance, R_L (through which $I_B + \beta I_B$ flows). Therefore,

 $V_{\rm IN} = I_{\rm B}R_{\rm B} + I_{\rm B}R_{\rm L} + \beta I_{\rm B}R_{\rm L}$

$$V_{\rm DM} = I_{\rm B} \left(R_{\rm B} + I_{\rm B} R_{\rm I} + \beta R_{\rm I} \right)$$

ENT-143 Electronics 1

$$V_{IN} = I_B (R_B + R_L (\beta + 1))$$

Exp.8 The Emitter Follower

New, let's look at the second loop, make up the output voltage, V_0 , and the resistance, R_L , (through which $I_B + \beta I_B$ flows):

11

$$V_0 = I_B R_L + \beta I_B R_L$$
$$V_0 = I_B R_L (\beta + 1)$$

We can, therefore, substitute in the equation for voltage gain, $A_v = V_0 / V_{IN}$.

$$A_{V} = \frac{I_{B}R_{L}(\beta+1)}{I_{B}(R_{B} + R_{L}(\beta+1))}$$
The I_B's cancel

$$A_{V} = \frac{R_{L}(\beta+1)}{R_{B} + R_{L}(\beta+1)}$$

For example, assume the following values: $\beta = 99$; $R_L = 1000$ ohms, $R_B = 2000$ ohms.

$$A_{v} = \frac{1000 \times (99 + 1)}{2000 + 1000 \times (99 + 1)} = 0.98$$

Without R_L , V_{IN} would be simply $I_B R_B$. We saw, however, that the effective value of the input impedance was increased with the addition of R_L . In fact, it becomes $R_B + R_L (\beta+1)$. In our example, instead of 2000 ohms, the input impedance was a 102000 ohms.

Since the phase of signal voltage (emitter-to-ground) is the same as the base voltage (base-to-ground), and since the input signal voltage to the circuit is the difference between the base voltage and emitter voltage, the effect of the un-bypassed emitter resistor is to provide degenerative, or negative, feedback to the circuit. In other words, the amplifier sees a lower effective input signal between base and emitter than $V_{\rm IN}$.

Materials equipment:

111

1 DC Power Supply

1 AF Signal Generator

1 Oscilloscope

I AVO meter

- 1 Resistor, 1 k ohms
- 1 Resistor, 470 k ohms
- 1 Capacitor, 25 µF

l Capacitor, 100 µF

1 Transistor, 2N2102 5

l Potentiometer, 1 k ohm

1 Potentiometer, 500 k ohm

Part I (Experimental) Procedure:

1- Connect the circuit of Figure 8.2 with R_{V1} set to zero ohms.

5.5

2- Measure I_B and I_C , to be used in part III (calculation).

3- a- Set the Signal Generator for 1000 Hz.

b- Apply power to the circuit.

「小学校

c- Connect the output of the Signal Generator to the input of the circuit, with no load (R_{V2} disconnected).



Fig 8.2

NO=15

- 4- a- Connect the Oscilloscope to the output terminals to observe V_0 . b- Set the Signal Generator to a value that produces an undistorted output waveform measuring 150 V peak-to-peak. $\rightarrow 1$ ---5- Measure the peak-to-peak value of V_{IN} and record in Table 8.1. 6- Adjust the 500-k ohm potentiometer until the output waveform measures exactly 75 mV peak-to-pea marke $\alpha = 75mb$ 7- a-Switch off the power. Rin -= b- Disconnect the potentiometer from the circuit. c- Measure its resistance and record as R_{IN} in Table 8.1. 45 V 0 = 75 8- a- Replace the 500 k ohm potentiometer by a wire. Raul
 - b-Repeat step 3.
 - c- Connect the 1 k ohm potentiometer in parallel with the output.
 - d- Adjust it until the output measures exactly 75 m V peak-to-peak.
 - e- Disconnect from the circuit, measure its value and record as R_{OUT} in Table 8.1

いんっち) * common collector AV<1 collector common bet ISO is Ac model. ___ Collector ___ so Le A angenter Moder لنهو مستركت ىئىن ripli T B 6-0 E Go si O u i ItOUC Citient <u>voltage</u> We can't use as amplifier we can use as current amp but because Av SI $V_0 = V_i^*$ we use it in impedance matching application ىرىط بىن دائرتىن AC -> capacitor - is set o shortrirruit-

- 9- Use your measurements, calculate voltage gain Av, input power, and output power record in Table8.1.
- 10- Using the data in step 9 calculate the power gain Ap. Part II (Computer Simulation) $R_{i}^{2} = 51 \text{ K}$ $R_{i}^{2} = 51 \text{ K}$ $R_{i}^{2} = 51 \text{ K}$ $R_{i}^{2} = 52.457$

- 1- Set up the circuit of Figure 8.2 using (Electronics Workbench Software), make shore that the 500-k ohm potentiometer is set to zero ohm.
- 2- Go through the same procedure as you did in your experimental part from step 3 to step 10.
- 3- Under Analysis menu go for AC frequency analysis, select 1 Hz as start frequency and 10 GHz as end frequency, do not forget to select the proper nodes (the input and the output).
- 4- Observe the frequency response and the phase angle, record in Table 8.1.

V V	IEL IB	Arman Arm	<u>) - x</u> .x)e.x)</th
Measurements	Computer Simulation	Experimental	Calculation
Output voltage (V_0)	150 mV _{P-P}	150 mV _{P-P}	
Input voltage (V _{IN})	1.5C.n.V		
Voltage gain (A _v)	1		Viq/l'.°
Input impedance (R _{IN})	160K->200K	GOKUT	
Output impedance (R _{OUT})	40.50	40952.	
Input power $(P_{IN}) = V_{IN}^2 / R_{IN}$	1.406×10-7		
Output power $(P_{OUT}) = V_{OUT}^2 / R_{OUT}$	+.0005825		·
Power gain $(A_P) = P_{OUT} / P_{IN}$	40000-7-		

Part III (Calculation)

- Tes Jos-Te Jos-Te Jose () Table 8.1 Roman Tom Ver Ver Victor Richter () Roman Tom Ver Ver Roman Roman () Roman Tom Ver Ver Roman Roman () Roman Tom Ver Ver Roman Roman () Roman Comment of the State of the St 1- Using the measured data in step 2 in the experimental part to calculate β , and re. [...]
- 2- Draw the equivalent ac model. L----
- 3- Calculate the input and output impedance R_{IN}, and R_{OUT}.
- 4- Calculate the voltage gain A_v, and the current gain A_i.

REPORT:

- 1- To how extend computer simulation, experimental, and calculation results are identical.
- 2- Write what you have concluded from this experiment.

R-TR Ne - Conversioner EI-RB//BCIEIRE AV RE NI. AT= -BRB RB+B(re+RE) Zo=VellRENTO $B = \frac{T}{T}B$ re = 20mV $I_E = I_0 I_0 M T_C = I_0 I_M A T_R = .02 m A$ $B = \frac{T_c}{T_c} = \frac{1.14}{.01} = 57$ $r_e = \frac{2 \epsilon m V}{l_e l \epsilon m H} = 22.4 = \epsilon \frac{RO}{2}$ Z: = 470K // 57 (220 41.1-1000) 470K // 53 470X53 - 27260 -51 Kil

1200 - C ? * common collector AV<1 collector common bet ISO فرومل Ac model. - > Collector - > بالرطارب i of any and any and any الله مسترك لأن viol T R 15-0 نك 0 ناغده مى E ItOGUC CJimel voltage We can't use as amplifier we can use as current amp bul because Avis, $V_0 = V_i$ use it in impedance we matching application برط بين دائرتين Ac -> capacitor - is set a shartrirevit-

Exp.8 The Emitter Follower

3- a- Set the Signal Generator for 1000 Hz.

b- Apply power to the circuit.

₹¢

c- Connect the output of the Signal Generator to the input of the circuit, with no load (R_{v_2} disconnected).



- Fig 8.2
- 4- a- Connect the Oscilloscope to the output terminals to observe V₀.

b- Set the Signal Generator to a value that produces an undistorted output waveform measuring 150 mV peak-to-peak.

- 5- Measure the peak-to-peak value of V_{IN} and record in Table 8.1.
- 6- Adjust the 500-k ohm potentiometer until the output waveform measures exactly 75 mV peak-to-peak.
- 7- a-Switch off the power.
 - b- Disconnect the potentiometer from the circuit.
 - c- Measure its resistance and record as R_{IN} in Table 8.1.
- 8- a- Replace the 500 k ohm potentiometer by a wire.
 - b- Repeat step 3.
 - c- Connect the 1 k ohm potentiometer in parallel with the output.
 - d- Adjust it until the output measures exactly 75 m V peak-to-peak.
 - e- Disconnect from the circuit, measure its value and record as R_{OUT} in Table 8.1

9- Use your measurements, calculate voltage gain Av, input power, and output power record in Tables.1.

.10- Using the data in step 9 calculate the power gain AP.

Part II (Computer Simulation)

in Procedure:

- 1- Set up the circuit of Figure 8.2 using (Electronics Workbench Software), make shore that the 500-k ohm potentiometer is set to zero ohm.
- 2- Go through the same procedure as you did in your experimental part from step 3 to step 10.
- 3- Under Analysis menu go for AC frequency analysis, select 1 Hz as start frequency and 10 GHz as end frequency, do not forget to select the proper nodes (the input and the output).
- 4- Observe the frequency response and the phase angle, record in Table 8.1.

Computer Simulation	Experimental	Calculation
150 m.V _{P-P}	150 mV _{P-P}	
· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	
	· · · ·	<u> </u>
		<u></u>
		· · ·
		- <u>-</u>

Table 8.1

Part III (Calculation)

- 1- Using the measured data in step 2 in the experimental part to calculate β , and re.
- 2- Draw the equivalent ac model.
- 3- Calculate the input and output impedance R_{IN}, and R_{OUT}.
- 4- Calculate the voltage gain Av, and the current gain A_i.

REPORT:

Ϋ.

- 1- To how extend computer simulation, experimental, and calculation results are identical.
- 2- Write what you have concluded from this experiment.

~ ~

JFET Common-Source Amplifier

Objective:

To gain an understanding of the JFET common-source amplifier.

Theoretical Background:

. . . .

The common-source amplifier, which we have been using, is the most common type of JFET amplifier. It is also called a ground-source amplifier because the source end of the circuit is common to both the input and output and is at the lowest voltage of any point in the circuit.





Figure 9.1 shows a common-source amplifier. To isolate the gate from the source, the input signal, V_{in} is coupled to gate through capacitor C_i . The value of the capacitor is chosen to present a very low reactance to signals in the frequency range over which it is to operate.

A load resistor in series with the drain R_D , provides a means of limiting drain-to-source voltage to a pre-Determined value. The gate resistor is usually quite large. The exact value isn't important, as long as it is large enough not to short out the input signal. Its purpose is to tie the gate to ground. Since no current flows in the gate circuit as long as the gate is negative (- V_{GS}) there is no voltage drop across R_G . one end of it has the same DC potential as the other.

Current does flow through R_s , however from the positive terminal of the supply, through R_D , through the JFET, through R_s and back to the negative terminal. That makes the top end of R_s more positive than the bottom end. Since the gate is effectively connected to the bottom end of R_s , the gate is rnore negative than the source. This is just what we need for a negative bias on JFET gate.

The common-source amplifier has high input impedance, high output impedance, and good voltage gain.

ENT-143 Electronics 1

Exp.9 JFET Common-Source Amplifier

Materials and Equipment:

- 1- DC Power supply.
- 1- AF Signal Generator.
- I- AVO meter.
- 1- N-channel JFET 2N5459.
- 1- Resistor, 390 ohm.
- 1- Resistor, 390 ohm.
- 1- Potentiometer, 1 k ohm.
- 2- Capacitor, 0.05 μF
- 1- Capacitor, 25 µF.

Part I (Experimental) Procedure:

í ĝ

and the second

- 1- Identify the JFET terminals.
- 2- Connect the circuit of Figure 9.2.
- 3- Set R_s initially to 300 Ω , to measure the value of g_m for a JFET.



145 12

Figure 9.2

- 4- With R_s set to 300 Ω , measure V_{GS} , I_D and record in Table 9.1.
- 5- Adjust R_s to a value of 400 Ω , and measure V_{Gs} , I_D again and record in Table 9.1.



N-Channel General Purpose Amplifier

ENT-143 Electronics 1

6- Using your data calculate the amplifier gain A_v

$$A_{\rm V} = g_{\rm m} R_{\rm D}$$

********	Experimental Rs		Computer Simulation Rs	
Measurement	300 Ω	400 Ω	300 Ω	400 Ω
V _{GS}				,
I _D				

žť

Table 9.1

7- Switch the power off, replace the 1 k Ω potentiometer with 390 Ω fixed resistor.

8- With the AVO meter, measure and record in Table 8.2 the DC drain-to-ground voltage, V_D.

9- Measure and record in Table 9.1 the DC voltage drop across the 390 Ω source resistor, V_{RG}.

10- Measure and record in Table 9.1 the DC bias voltage from gate-to source, V_{GS} .

11- Turn on the signal generator and set it for 1000 Hz at 1 volt peak-to-peak.

12-Measure the peak-to-peak value of the output signal V₀, record in Table 9.2.

13-Calculate the amplifier gain using the equation $A_v = V_0/V_{in}$ record your result in Table 9.2.

14- Adjust the vertical sensitivity of your oscilloscope channels so that you can observe both the input and output waveforms on the CTR at the same time. Then neatly draw the two waveforms in their proper phase relationship.

Measurement	Computer Simulation	Experimental	Calculation
V _D (DC)			<u> </u>
V _{RS} (DC)			······································
V _{GS} (DC)			
V _{in} (p-p)	1 V	1 V	1 V
V _o (p-p)			
$GAIN A_V = V_0 / V_{in}$			
$GAIN A_V = g_m R_D$			

j i

Part II (Computer Simulation) Procedure:

1- Set up the circuit of Figure 9.2 using (Electronics Workbench Software).

101 34

2- Go through the same procedure as you did in the experimental part from step 2 to 14.

3- Under analysis menu go for AC frequency analysis.

4- Select 1 Hz as start frequency and 100 MHz as end frequency.

5- Observe the frequency response and the phase angle.

Part III (Calculation)

- 1- Given $I_{DSS} = 6$ mA, and $V_P = -3$ V, draw the transfer characteristics for the JFET.
- 2- Determine I_D , and V_{GS} .
- 3- Draw the equivalent AC model for the circuit of Figure 9.2.
- 4- Calculate R_{in}, and R_{out}.
- 5- Calculate I_D , V_D , V_{RS} , V_{GS} , and the gain A_V .

Report:

- 1- To how extent the columns of Table 9.2 are identical.
- 2- Under data analysis in your report, write your opinion about step 1.
- 3- Write what you have concluded from this experiment.

Image: Part of the second s

Objective:

, To investigate the operation of a common-drain JFET amplifier.

Theoretical Background:

5. minety a 1484

The common-drain amplifier is also called a source-follower. In many ways, it is similar to the emitter-follower circuit of the bipolar transistor. Like the common-source, the source follower has high input impedance. Unlike the common-source amplifier, however, its input impedance is relatively low and its voltage gain is always less than 1. It is mainly used as an impedance matching device.



Figure 10.1

In a source-follower amplifier, the output signal appears across R_s as shown in Fig 10.1. Naturally, this means that the bypass capacitor must be eliminated. Going around the loop composed of R_G , the JFET, and R_s , it becomes obvious that:

 V_{RS} (the output voltage) = V_{RG} (the input voltage) - V_{GS}

That's why the output voltage, V_0 must be less than the input voltage, V_{IN} . As before, the value of R_s sets the gate bias voltage. It is also true that the higher the value of R_s , the closer the gain approaches 1. Therefore, a voltage divider is used so that R_s can be made larger.

The input impedance if a JFET source-follower amplifier is high. It is kept high value of R_G . The high the resistance, the greater the effect. However, if the gate resistance is returned to the voltage divider instead of to ground, the input impedance looks much higher than R_G to the preceding stage. In fact, what the preceding stage sees is R_G in series with the parallel combination of the two biasing resistors (R_1 and R_2).

Also, looking back from the load, the output impedance is seen much lower than the value of R_s . Since the drain is common, the reciprocal of the transconductance $(1/g_m)$ looks like a resistance in parallel with R_s . If you assume a transconductance of 2500 micromohos, the reciprocal is 400 ohms. Assuming $R_s = 1000$ ohms, the load sees an output impedance of:

 $Z_{\text{OUT}} = 1/g_{\text{m}} \mid \mid R_{\text{s}} = 400 \mid \mid 1000 = 286 \text{ ohms.}$

ENT-143 Electronics 1

Ú.

į t

Material and Equipment:

DC Power Supply
 AF Signal Generator
 Oscilloscope
 AVO meter
 n-channel, JFET, 2N5459
 Resistor, 4.7 ohm
 Resistor, 8.2 ohm
 Resistor, 10 k ohm
 Resistor, 33 k ohm
 Capacitor, 0.05 μF
 Capacitor, 1 μF

Part I (Experimental) Procedure:

- 1- Connect the circuit of Figure 10.2.
- 2- Apply a 20 volts DC to the circuit.
- 3- Measure and record in Table 10.1, the DC voltage drop across each of the resistors, the drain-to-source voltage, V_{DS}, and the gate-to-source voltage, V_{GS}, of the JFET.

ي: کر ن و





- 4- Set the Signal Generator to 1000 Hz at 1 volt peak-to-peak.
- 5- Connect the Signal Generator to the input terminals.
- 6- Measure the peak-to-peak value of the output, V_{OUT} . Record in Table 10.1.
- 7- Set your Oscilloscope for external triggering. With the scope triggered from the output of the Signal Generator, observe the waveform of the output signal. Record in table 10.1 the degrees that the output signal has shifted from the input signal.

Measurements	Computer Simulation	Experimental	Calculation
V _{R1} (DC)	_	· · · · · ·	
V _{R2} (DC)			
V _{RG} (DC)			
V _{RS} (DC)			
V _{DS} (DC)			
V _{GS} (DC)			<u> </u>
V _{IN} (p-p)			
V _{our} (p-p)			
$Gain A_V = V_0/V_I$	· . · · ·		
Degrees Shift			

Table 10.1

Part II (Computer Simulation) Procedure:

- 1- Setup the circuit of Figure 10.2 using (Electronics Workbench Software).
- 2- Go through the same procedure as you did in the experimental part from set 1 to step 7.
- 3- Under analysis menu go for AC frequency analysis.
- 4- Set 1 Hz as start frequency and 1 GHz as end frequency.
- 5- Observe and record the frequency response and the phase shift.

Part III (Calculation)

- 1- Given g_m = 2500 micromhos, I_{DSS} = 6 mA and V_P = 3 V, draw the transfer characteristics for the JFET.
- 2- Determine I_D , and V_{GS} .
- 3- Draw the equivalent AC model for the circuit of Figure 10.2.
- 4- Calculate R_{IN} and R_{OUT}.
- 5- Calculate V_{R1} , V_{R2} , V_{RG} , V_{RS} , V_{DS} , V_{GS} , and the gain.

Report:

- 1- Compare between the data in the three columns in Table 10.1.
- 2- Under data analysis in your report, write your opinion about step 1.
- 3- Write what you have concluded from this experiment.